Symbolic Reference and Hardware Models in Python (tomverbeure.github.io)
In a professional FPGA or ASIC development flow, multiple models are tested against each other to ensure that the final design behaves the way it should.